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Abstract  A study is performed to obtain insight in etch-
profile tailoring of high aspect ratio trenches (2 µm wide 
and 40 µm deep) to achieve void-free refilling with 
LPCVD SiRN. The trench profile obtained with Bosch 
DRIE is the most important factor determining formation 
of voids. Various Bosch recipes are characterized with 
respect to profile determining features and its applicability 
in void-free refilling. 
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I INTRODUCTION 
In the field of precision sample manipulation for 
a Transmission Electron Microscope (TEM) 
there is need for a small form factor, six degree 
of freedom manipulation stage with nanometer 
resolution. A MEMS stage is adopted as a 
solution to increase manoeuvrability in the 5 mm 
gap between the TEM magnetic lens-poles, 
while also reducing sensitivity to thermal drift. 
The manipulation stage is driven by horizontal 
and vertical combdrives. Fabrication involves 
directional plasma etched structures under etched 
by isotropic plasma etching; a combination 
named TWIN-process [1] (See Fig.1 for a cross-
section). Electrical isolation of stator and rotor 
electrodes of the combdrives is obtained by 
trenches refilled with an insulator material like 
Silicon Rich Nitride (SiRN) [1]. 
 
 
Although the isolation trench application is 
adopted from IC technology [2,3], the refilled 
trenches do not only serve as electrical isolation, 
they also act as mechanical joining [1,4,5]. No 
voids should be left after refilling the trench, 
since voids might cause problems in later 
process steps and compromise the mechanical 
strength of the joining [5]. Voids develop when 
the SiRN layers, grown on the opposing trench 
walls during low pressure chemical vapour 
deposition (LPCVD), touch each other a priori at 
a different point than at the trench bottom. This 
closes the trench and no deposition can take 
place anymore inside, leaving a void. Refer to 
Fig.2 for the often occurring case where a void 
develops because of bottling, after refill of a 
deep reactive ion etched (DRIE) trench [5]. 
Following sections will discuss motivation 
and various etch experiments resulting in a 
process for a profile where voids are prevented. 
 
Figure 1: Cross-section of structures fabricated with 
the TWIN process, showing high aspect ratio 
features under etched by isotropic plasma etching 
and refilled trenches for electrical insulation and 
mechanical joining [1]. 
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Figure 2: SEM picture of a LPCVD SiRN refilled 
trench showing voids. 
Si-wafer Refill 
II MOTIVATION 
There are two factors determining formation of 
voids during trench refill; 1) the initial profile of 
the DRIE trench and 2) conformal layer 
thickness variation during LPCVD refill of the 
trench. The latter is not part of the current study. 
Nevertheless, the LPCVD deposition conditions 
of low pressure (large mean free path) and high 
temperature (rapid surface migration) should 
enable conformal coverage of high aspect ratio 
structures [6]. The first factor is determined by 
the DRIE process used to etch the trench and this 
will be the main focus of this paper. 
In Fig.3 some typical trench profiles are 
presented schematically. Trench 3a) shows 
bottling. The narrow opening of the bottle shape 
will close before the trench is refilled while 
leaving a void. Profile 3b) is straight but has 
large scalloping features at the top (side-effect of 
“standard” Bosch etching). At the largest scallop 
the trench width is minimal so the trench closes 
before it is completely filled. A negative tapered 
profile is shown in Fig.2c. As before, the trench 
will close at the top when filled with SiRN, 
leaving a void. Even without scalloping, bottling 
or negative tapering, a perfectly straight profile, 
i.e. zero tapering, will not fill completely, since 
the LPCVD deposition is never ideally 
conformal.  Voids are only prevented when the 
profile is positively tapered without too much 
wall roughness as in Fig.2d. The positive taper 
compensates for reduced conformal LPCVD 
deposition in high aspect ratio structures, where 
the mean surface migration distance is smaller 
than the trench depth and the increasing aspect 
ratio limits gas-phase diffusion.  
A profile as shown in Fig.3d can be obtained by 
cryogenic DRIE [7] of silicon or an improved 
Bosch recipe. Fig.4a shows a side view of the 
top and bottom of a pillar etched cryogenically 
(see Tab.2 for the DRIE parameters). The walls 
show a nice positive taper and barely any 
roughness is found. Fig. 4b shows a pillar etched 
with Bosch using the less expensive CHF3 in 
stead of commonly used C4F8 for fluorocarbon 
passivation. The much larger roughness due to 
scalloping is clearly visible. Although cryogenic 
DRIE is far superior with respect to smoothness 
and filling possibilities, the process is much less 
common in micro system technology. Moreover, 
cryo DRIE is more sensitive for variations in 
tapering for trenches having different width 
and/or aspect ratio than Bosch processing.  
For these reasons Bosch silicon etching 
and a void-free refill is subject of the current 
study, especially for trench refilling with 
LPCVD SiRN. 
III EXPERIMENTAL  
A series of experiments is performed to obtain 
insight in the Bosch etching mechanisms and 
resulting trench profiles with respect to filling 
capabilities with LPCVD silicon nitride (see 
Tab.1 for conditions [8]). In Tab.2 the various 
tested recipes are given using an Adixen AMS 
100SE DRIE system [9] (in this specific case 
also capable of cryogenic etching). The trenches 
are etched in <100> silicon for 10 minutes 
through a photoresist mask (Olin 907-17 no 
postbake) with a designed width of 2 µm. 
 
Figure 3: Various typical trench profiles:               
a) bottled opening, b) opening with large scallops,        
c) negative tapered, d) positive tapered. 
a b 
 
Figure 4: SEM picture of top and bottom of a pillar 
etched a) cryogenically and b) with Bosch CHF3. 
resist mask 
a     b         c           d 
Table 1: SiRN LPCVD conditions [7]. 
parameter value 
SiH2Cl2 flow 70sccm 
NH3 flow 18sccm 
temperature 850°C 
pressure 200mTorr 
III.A BOSCH FAST 
Bosch FAST is a process with a large etch rate 
due to the, relatively speaking, high SF6 flow of, 
high ICP power, high process pressure, and close 
proximity of the plasma source to the wafer 
being etched. Fig.4a shows scanning electron 
microscope (SEM) pictures of a cross-section of 
the trench top and bottom both empty and 
refilled with SiRN. Although the trench has a 
nice positive taper, the opening shows bottling 
which is caused by the high process pressure. 
The trench closes at the top of the bottle shape 
and leaves a void. 
III.B BOSCH STD 
Bosch STD is the standard recipe aimed 
specifically for a straight tapering (purely 
directional as shown in Fig.4b) No bottling 
occurs here, but a large scalloping feature at the 
top of the trench (gradually reducing towards the 
bottom) is visible. The refilled trench shows a 
void, because at the largest scallops the trench 
closes before total filling is accomplished. 
Identical results have been obtained using CHF3 
gas instead of C4F8 as fluorocarbon passivation. 
III.C BOSCH NOLAG 
The NOLAG process is specially aimed to 
reduce RIE lag (Fig.4c). RIE lag is the tendency 
of high aspect ratio structures to lower the etch 
rate resulting in a reduced etch depth of small 
trench openings with respect to wider trenches. 
The reduced RIE lag is accomplished by 
lowering the process temperature to -10oC with 
respect to B. STD. Due to lower temperature, the 
fluorocarbon deposition rate is increased 
specifically in the wider trench openings and 
therefore compensates the RIE lag. Increased 
deposition rate might lead to the expectation of 
reduced scalloping. However, the scalloping is 
mainly influenced by the etching time of SF6, 
which is comparable to the standard and fast 
processes. Therefore, distinct scalloping is still 
found at the top of the trenches, causing voids. 
III.D BOSCH NOSCALLOP 
The NOSCALLOP process is specially meant to 
reduce the sidewall roughness and, thus, 
minimises scalloping (Fig.4d). The factor 
controlling the scalloping is the cycle time of 
both the SF6 and C4F8 flow. When these times 
approach the residence and/or mixing time of the 
involved gases inside the reactor, the process 
becomes near continuous and scalloping is 
reduced. Although the profile shows no bottling 
and reduced scalloping, now slightly negative 
tapering causes voids after refilling with SiRN. 
IV CONCLUSION 
Various Bosch silicon etch recipes have been 
characterised with respect to trench profile and 
subsequent LPCVD silicon nitride refill. 
Negative and even zero tapering, roughness on 
trench walls caused by scalloping, as well as 
bottling, result in trenches that close before the 
being totally filled.  
None of the up till now investigated 
recipes result in a trench which has a positive 
taper, reduced bottling and small scalloping 
combined. Nevertheless a good candidate is the 
Bosch NOSCALOP process which needs to be 
tuned to a more positive tapering. This can be 
accomplished simply by reducing the CCP 
power. Tuning will result in the desired trench, 
although one has to be careful to avoid black 
silicon when tuning for positive trenches.  
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Table 2: Recipe overview for the etch processes used with the Adixen AMS 100SE. “VO” means valve opening, “ICP” 
and “CCP” mean inductively coupled plasma and capacitive coupled plasma respectively, “LF” stands for low 
frequent, and “SH” is the substrate holder position with respect to the plasma. The “On time” acts on the CCP.  
process  
 
gas 
 
flow 
[sccm] 
time 
[s] 
VO 
[%] 
P 
[Pa] 
ICP 
[W] 
CCP  
LF [W] 
On time 
[%*100 ms] 
SH 
[mm] 
T 
[oC] 
a) B.FAST C4F8 100 2 15 4.4 2500 10 35 110 10 
 SF6 400 7  10      
b) B.STD C4F8 150 2 25 2.9 1800 80 10 200 10 
 SF6 300 7  2.7      
c) B.NOLAG C4F8 300 2 100 2.6 1500 100 10 200 -10 
 SF6 400 5  2.4      
d) B. NOSCALLOP C4F8 200 1 100 1.9 1500 80 10 200 10 
 SF6 250 3  1.6      
e) B.CHF3 CHF3 200 4 100 0.76 2500 25 20 200 0 
 SF6 400 4  2.6      
f) C.CRYO SF6/O2 100/10  100 0.38 500 10 20 200 -120 
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Figure 5: Cross-sectional SEM views of top and  bottom part of both empty (rows 1 & 2)  and LPCVD SiRN 
refilled (rows 3 & 4) trenches.   
